ECE 587 – Hardware/Software Co-Design
Spring 2016

Instructor: Professor Jia Wang
Office: 317 Siegel Hall
Phone: 312-567-3696
E-Mail: jwang@ece.iit.edu (Please start your email subject line with [ECE587].)

Prerequisite:
CS 201 Introductory data structures, algorithms, and object-oriented programming.
ECE 441 Microprocessors, memories, I/O interfaces, and interrupt systems.

Though not required, you are recommended to take at least one course among ECE 429, ECE 449, and ECE 485 before taking this course.

Reasonable accommodations will be made for students with documented disabilities. In order to receive accommodations, students must obtain a letter of accommodation from the Center for Disability Resources and make an appointment to speak with me as soon as possible. The Center for Disability Resources is located in the Life Sciences Building, room 218, 312-567-5744 or disabilities@iit.edu.

Class Time: Mon./Wed. 3:15 PM – 4:30 PM
Class Location: Wishnick Hall 115
Class Home Page: http://www.ece.iit.edu/~jwang/ece587-2016s/

Office Hrs: TBD


Course Objective: To give students a clear understanding of state-of-the-art hardware/software co-design methodology for computing systems.

Topics Covered: Hardware/software co-design of computing systems; models of computation and functional verification; transaction-level modeling and performance evaluation; high-level synthesis and hardware acceleration.

Grading: Homeworks: 10% / Project: 50% / Final Exam: 40%.
A: ≥ 90% / B: ≥ 80% / C: ≥ 60%.

Teaching Assistants: TBD

Homework and Project Policy: Late homeworks and projects will not be graded. Deadlines will NOT be extended, except for extraordinary reasons. Homeworks will be graded based on general approach and completion, and solutions will be released shortly after due date. Discussions on homeworks/projects are encouraged, but copying will call for disciplinary action.

### Lecture Schedule (tentative):

<table>
<thead>
<tr>
<th>No.</th>
<th>Date</th>
<th>Topic</th>
<th>HW</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1/11, 1/13</td>
<td>Introduction</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>1/18, 1/20</td>
<td>Models of Computation I</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>1/25, 1/27</td>
<td>Models of Computation II</td>
<td>HW #1</td>
</tr>
<tr>
<td>4</td>
<td>2/1, 2/3</td>
<td>Models of Computation III</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>2/8, 2/10</td>
<td>Models of Computation IV</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>2/15, 2/17</td>
<td>Verification</td>
<td>HW #2</td>
</tr>
<tr>
<td>7</td>
<td>2/22, 2/24</td>
<td>System Modeling I</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>2/29, 3/2</td>
<td>System Modeling II</td>
<td>HW #3</td>
</tr>
<tr>
<td>9</td>
<td>3/7, 3/9</td>
<td>System Design Methodology</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>3/14, 3/16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>3/21, 3/23</td>
<td>Software Synthesis</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>3/28, 3/30</td>
<td>Hardware Synthesis</td>
<td>HW #4</td>
</tr>
<tr>
<td>13</td>
<td>4/4, 4/6</td>
<td>Hardware Acceleration I</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>4/11, 4/13</td>
<td>Hardware Acceleration II</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>4/18, 4/20</td>
<td>Hardware Acceleration III</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>4/25, 4/27</td>
<td>Final Exam Review</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>5/2 – 5/7</td>
<td>Final Exam</td>
<td></td>
</tr>
</tbody>
</table>